Die-to-Die Parasitic Extraction Targeting Face-to-Face Bonded 3D ICs
نویسندگان
چکیده
Face-to-face (F2F) bonding in three-dimensional integrated circuits (3D ICs), compared with other bonding styles, is closer to commercialization because of its benefits in terms of density, yield, and cost. However, despite the benefits that F2F bonding expect to provide, it’s physical nature has not been studied thoroughly. In this study, we, for the first time, extract cross-die (inter-die) parasitic elements from F2F bonds on the full-chip scale and compare them with the intra-die elements. This allows us to demonstrate the significant impact of field sharing across dies in F2F bonding on full-chip noise and critical path delay values. The baseline method used is the die-by-die method, where the parasitic elements of individual dies are extracted separately and the cross-die parasitic elements are ignored. Compared with this inaccurate method, which was the only method available until now, our first-of-its-kind holistic method corrects the delay error by 25.48% and the noise error by 175%.
منابع مشابه
Hybridization of Facial Features and Use of Multi Modal Information for 3D Face Recognition
Despite of achieving good performance in controlled environment, the conventional 3D face recognition systems still encounter problems in handling the large variations in lighting conditions, facial expression and head pose The humans use the hybrid approach to recognize faces and therefore in this proposed method the human face recognition ability is incorporated by combining global and local ...
متن کاملGlobale Sichtbarkeitsalgorithmen
class Entity3D int id; // Typweise eindeutige ID Vertex[] vert; // Liste adjazenter bzw. enthaltener Vertices Edge[] edge; // Liste adjazenter bzw. enthaltener Kanten Face[] face; // Liste adjazenter bzw. enthaltener Facetten Code-Beispiel 2.1 Die Klasse Object3D erweitert Entity3D lediglich um ein Feld box, das einen Verweis auf die Bounding-Box (B-Box) des Objekts enthält: class Object3D exte...
متن کاملA method and tool for early design/technology search-space exploration for 3D ICs
3D integration is the big next step in system integration. It is still an emerging technology though and its implications on die and packages are not fully understood yet. Furthermore, it comes in many different process flavors. Adoption by mainstream designers requires the availability of tools that let them evaluate the cost and benefits of 3D compared to conventional system implementations. ...
متن کاملLow-Power Motion Estimation Processor with 3D Stacked Memory
Motion estimation (ME) is a key encoding component of almost all modern video coding standards. ME contributes significantly to video coding efficiency, but, it also consumes the most power of any component in a video encoder. In this paper, an ME processor with 3D stacked memory architecture is proposed to reduce memory and core power consumption. First, a memory die is designed and stacked wi...
متن کاملShort-Stack: Pushing Back the Pin Bandwidth Wall with FinFET-based eDRAM In-Package Last Level Cache
The slow growth of the number of pins per package coupled with increasing device densities is leading to decreasing off-chip memory bandwidth per core which in turn leads to reductions in system level performance. In this work we present a 2-tier stacked IC structure, referred to as the Short-Stack, to push back this pin bandwidth wall. The Short-Stack consists of a processor die of multiple co...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Inform. and Commun. Convergence Engineering
دوره 13 شماره
صفحات -
تاریخ انتشار 2015